

NE156QHM-NY6**HW:V8.0****Preliminary Product Specification****Rev. 0****BOE Optoelectronics Technology Co., Ltd**

REVISION HISTORY

() Preliminary Specification

(√) Final Specification

Revision No.	Page	Description of Changes	Date	Prepared
P0	64	Preliminary Product Specification	2021.06.25	Xu Lin
0	-	Update Packing, Edid	2021.12.25	Xu Lin

REVIEWED**Designer****Manager**

Li Chunxiao(Array)

Wang Xiaoyuan

Wang Dong(Cell)

Li Zhe

Liu Chan(CF)

Li Min

Cai Hongming(EE)

Ran Bo

Lv Lv(MO)

Sun Yansheng

Mou Bingkai(QE)

Cui Chaoyang

Wen Jianghong(PI)

Chen Gang

APPROVED

Xu Lin (PM)

Contents

No.	Items	Page
1.0	General Description	4
2.0	Absolute Maximum Ratings	6
3.0	Electrical Specifications	7
4.0	Optical Specifications	11
5.0	Interface Connection	17
6.0	Signal Timing Specification	21
7.0	Input Signals, Display Colors & Gray Scale of Colors	26
8.0	Power Sequence	27
9.0	Connector Description	28
10.0	Mechanical Characteristics	29
11.0	Reliability Test	30
12.0	Handling & Cautions	31
13.0	Label	32
14.0	Packing Information	34
15.0	Mechanical Outline Dimension	35
16.0	EDID Table	37
17.0	General Precautions	44
18.0	Appendix	46

1.0 GENERAL DESCRIPTION

1.1 Introduction

NE156QHM-NY6 V8.0 is a color active matrix TFT LCD module using amorphous silicon TFT's (Thin Film Transistors) as an active switching devices. This module has a 15.6 inch diagonally measured active area with QHD resolutions (2560 horizontal by 1440 vertical pixel array). Each pixel is divided into RED, GREEN, BLUE dots which are arranged in vertical stripe and this module can display 16.7(8bit) colors and color gamut sRGB 100% Typ., 95% min. The TFT-LCD panel used for this module is a low reflection and higher color type. Therefore, this module is suitable for Notebook PC. The LED driver for back-light driving is built in this model. All input signals are eDP1.4b interface compatible.




Figure 1. Drive Architecture

1.2 Features

- 4 lane eDP interface with 5.4Gbps link rates
- Thin and light weight, Low Blue Light
- 16.7M(8bit) color depth, color gamut sRGB 100% Typ., 95% min
- Single LED lighting bar (Bottom side/Horizontal Direction)
- Data enable signal mode
- Side mounting frame
- Green product (RoHS & Halogen free product)
- On board LED driving circuit
- Low driving voltage and low power consumption
- On board EDID chip
- DPCD Version 1.4
- Function: Freesync / Gsync / PSR2

1.3 Application

- Notebook PC (Wide type)

1.4 General Specification

The followings are general specifications at the model NE156QHM-NY6 V8.0. (listed in Table 1)

<Table 1. General Specifications>

Parameter	Specification	Unit	Remarks
Active area	344.2176(H) × 193.6224(V)	mm	
Number of pixels	2560(H) × 1440 (V)	pixels	
Pixel pitch	134.46(H) × 134.46(V)	um	
Pixel arrangement	RGB Vertical stripe		
Display colors	16.7M(8bit)		
Color gamut	sRGB 100% Typ., 95% min		
Display mode	Normally Black		
Dimensional outline	350.66±0.3 (H)*205.25±0.3(V)(W/O PCB)*2.6 (Max) 350.66±0.3 (H)*205.25±0.3(V)(W/PCB)*4.6(Max)	mm	
Weight	310(max)	g	
Surface treatment	Fine AG		
Surface hardness	3H		
Back-light	Bottom edge side, 1-LED lighting bar type		Note 1
Power consumption	P _D : 1.45(Max)	W	@Mosaic
	P _{BL} : 3.92(Max)	W	
	P _{Total} : 5.37(Max)	W	@Mosaic

Notes : 1. LED Lighting Bar (50*LED Array)

2.0 ABSOLUTE MAXIMUM RATINGS

The followings are maximum values which, if exceed, may cause faulty operation or damage to the unit. The operational and non-operational maximum voltage and current values are listed in Table 2.

< Table 2. Absolute Maximum Ratings >

Ta=25+/-2°C


Parameter	Symbol	Min.	Max.	Unit	Remarks
Power Supply Voltage	V _{DD}	-0.3	4.0	V	Note 1
eDP input Voltage	V _{eDP}	0	2.0	V	
Logic Supply Voltage	V _{IN}	V _{SS} -0.3	V _{DD} +0.3	V	
Operating Temperature	T _{OP}	0	+50	°C	Note 2
Storage Temperature	T _{ST}	-20	+60	°C	

Notes :

1. Permanent damage to the device may occur if maximum values are exceeded functional operation should be restricted to the condition described under normal operating conditions.

2. Temperature and relative humidity range are shown in the figure below.

95 % RH Max. (40 °C ≥ Ta) Maximum wet - bulb temperature at 39 °C or less. (Ta > 40 °C) No condensation.



3.0 ELECTRICAL SPECIFICATIONS

3.1 Electrical Specifications

< Table 3. Electrical Specifications >

Ta=25+/-2°C

Parameter		Min.	Typ.	Max.	Unit	Remarks	
Power Supply Voltage	V _{DD}	3.0	3.3	3.6	V	Note 1	
Permissible Input Ripple Voltage	V _{RF}	-10% VDD	-	+10% VDD	V	@ V _{DD} = 3.3V , note4	
Power Supply Inrush Current	Inrush	-	-	2	A	Note3	
OD Control Level	High Level	1.62	-	1.98	V	@V _{DDIO} =1.8 Note5	
	Low Level	0	-	0.6	V		
Power Supply Current	Mosaic	-	-	483	mA	Note 1	
	RGB	-	-	483	mA		
	Heavy Pattern			1.13	A		
Power Consumption	Mosaic	P _M	-	-	1.45		W
	RGB	P _{RGB}	-	-	1.45		W
	Heavy Pattern	P _{CC}	-	-	3.4	W	Note 1 Only for reference
	BLU	P _{BL}	-	-	3.92	W	Note 2
	Total	P _{Total}	-	-	5.37	W	@Mosaic

3.0 ELECTRICAL SPECIFICATIONS

3.1 Electrical Specifications

Notes :

1. The supply voltage is measured and specified at the interface connector of LCM.


The current draw and power consumption specified is for 3.3V at 25 °C.

a) Mosaic pattern 8*8

b) R/G/B patterns

c) Heavy pattern(maximum logic power consumption) : H 1line

The pattern and Power Consumption is shown for reference only



(a)



(b)



(c)

Figure 3. Power Measure Patterns

2. Calculated value for reference ($V_{LED} \times I_{LED}$) , The power consumption with LED Driver are under the $V_{LED} = 12.0V$, 25 °C, PWM Dut_v 100%

3. Measure condition (Figure 4)





Figure 4. Inrush Measure Condition

4. Input voltage range:3.0~3.6V.Test condition: Oscilloscope bandwidth 20MHz, AC coupling

5.



OD EN#	Over Driver
Hight	Disable
Floating	Disable
Low	Disable

3.2 Backlight Unit

< Table 4. LED Driving Guideline Specifications >

Ta=25+/-2°C

Parameter		Min.	Typ.	Max.	Unit	Remarks	
LED Forward Voltage	V _F	-	-	2.9	V		
LED Forward Current	I _F	-	21.3	-	mA		
LED Power Input Voltage	V _{LED}	5	12	21	V		
LED Power Input Current	I _{LED}	-	-	326.67	mA	Note 1	
LED Power Consumption	P _{LED}	-	-	3.92	W		
Power Supply Voltage for LED Driver Inrush	I _{led} inrush	-	-	1.5	A	Note 3	
LED Life-Time	N/A	15,000	-	-	Hour	I _F = 21.3mA Note 2	
EN Control Level	Backlight On	V _{BL_EN}	2.5	-	5.0	V	
	Backlight Off		0	-	0.5	V	
PWM Control Level	High Level	V _{BL_PWM}	2.5	-	5.0	V	
	Low Level		0	-	0.5	V	
PWM Control Frequency	F _{PWM}	200	-	2,000	Hz		
Duty Ratio		5	-	100	%		

Notes :

1. Power supply voltage 12V for LED driver.
Calculator value for reference $I_F \times V_F \times 50 / \text{driver efficiency} = P_{LED}$
2. The LED life-time define as the estimated time to 50% degradation of initial luminous.
3. Measure condition (Figure 5)




Figure 5. Inrush Measure Condition

3.3 LED Structure




Figure 6. LED Structure

4.0 OPTICAL SPECIFICATION

4.1 Overview

The test of optical specifications shall be measured in a dark room (ambient luminance ≤ 1 lux and temperature = $25 \pm 2^\circ\text{C}$) with the equipment of luminance meter system (PR730&PR810) and test unit shall be located at an approximate distance 50cm from the LCD surface at a viewing angle of θ and Φ equal to 0° . We refer to $\theta=0$ ($=\theta_3$) as the 3 o'clock direction (the "right"), $\theta=90$ ($=\theta_{12}$) as the 12 o'clock direction ("upward"), $\theta=180$ ($=\theta_9$) as the 9 o'clock direction ("left") and $\theta=270$ ($=\theta_6$) as the 6 o'clock direction ("bottom"). While scanning θ and/or Φ , the center of the measuring spot on the display surface shall stay fixed. The backlight should be operating for 30 minutes prior to measurement. VDD shall be $3.3 \pm 0.3\text{V}$ at 25°C . Optimum viewing angle direction is 6 o'clock.

4.2 Optical Specifications

<Table 5. Optical Specifications>

Parameter		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Viewing Angle Range	Horizontal	θ_3	CR > 10	80	89	-	Deg.	Note 1
		θ_9		80	89	-	Deg.	
	Vertical	θ_{12}		80	89	-	Deg.	
		θ_6		80	89	-	Deg.	
Luminance Contrast Ratio		CR	$\theta = 0^\circ$	1000	1200	-		Note 2
Luminance of White	5 Points	Y_w	$\theta = 0^\circ$ ILED = 21mA	255	300	-	cd/m ²	Note 3
White Luminance Uniformity	5 Points	ΔY_5		80	-	-	%	Note 4
	13 Points	ΔY_{13}		62.5	71.4	-	%	
White Chromaticity		W_x	$\theta = 0^\circ$	0.283	0.313	0.343		Note 5
		W_y		0.299	0.329	0.359		
Reproduction of Color	Red	R_x	$\theta = 0^\circ$	Typ.-0.03	0.649	Typ.+0.03		
		R_y			0.330			
	Green	G_x			0.299			
		G_y			0.605			
	Blue	B_x			0.145			
		B_y			0.063			
Color Gamut				95	100	-	%	sRGB Matching Ratio
Response Time (Rising + Falling)		T_{RT}	Ta= 25°C $\theta = 0^\circ$	-	9	12	ms	Note 6
Cross Talk		CT	$\theta = 0^\circ$	-	-	2.0	%	Note 7
Gamma		-	-	2.0	2..2	2.4		

Notes :

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see Figure 7).
2. Contrast measurements shall be made at viewing angle of $\Theta = 0$ and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state . (see Figure 7) Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. Center Luminance of white is defined as luminance values of 5 point average across the LCD surface. Luminance shall be measured with all pixels in the view field set first to white. This measurement shall be taken at the locations shown in Figure 8 for a total of the measurements per display.
4. The White luminance uniformity on LCD surface is then expressed as : $\Delta Y = \text{Minimum Luminance of 5(or 13) points} / \text{Maximum Luminance of 5(or 13) points.}$ (see Figure 8 and Figure 9).
5. The color chromaticity coordinates specified in Table 5 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.
6. The electro-optical response time measurements shall be made as Figure 10 by switching the “data” input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is T_r , and 90% to 10% is T_r .
7. Cross-Talk of one area of the LCD surface by another shall be measured by comparing the luminance (YA) of a 10 ± 1 mm diameter area, with all display pixels set to gray 127(of 0 to 255), to the luminance (YB) of that same area when any adjacent area is driven dark. The luminance ratio shall not exceed 1:1.05 (See Figure 11).

8. Response time 9*9 matrix


Response time 9*9 matrix

Response Time	To									
	L0	L32	L64	L96	L128	L159	L191	L223	L255	
From	L0									
	L32									
	L64									
	L96									
	L128									
	L159									
	L191									
	L223									
	L255									

Response time (Tr+Tf)=L0 to L255 + L255 to L0

Response time(gray to gray) average =average time in 9*9 matrix

4.3 Optical Measurements



Optical characteristics measurement setup

Figure 7. Measurement Set Up




Figure 8. White Luminance and Uniformity Measurement Locations (5 points)

Center Luminance of white is defined as luminance values of center 5 points across the LCD surface. Luminance shall be measured with all pixels in the view field set first to white. This measurement shall be taken at the locations shown in Figure 7 for a total of the measurements per display.




Figure 9. Uniformity Measurement Locations (13 points)

The White luminance uniformity on LCD surface is then expressed as : $\Delta Y5 = \text{Minimum Luminance of five points} / \text{Maximum Luminance of five points}$ (see Figure 8) , $\Delta Y13 = \text{Minimum Luminance of 13 points} / \text{Maximum Luminance of 13 points}$ (see Figure 9).





Figure 10. Response Time Testing

The electro-optical response time measurements shall be made as shown in Figure 10 by switching the “data” input signal ON and OFF. T_r : The luminance to change from 10% to 90% , T_f : The luminance to change from 90% to 10% .

The test system : LMS PR810



$$\text{Cross Talk (\%)} = \left| \frac{Y_B - Y_A}{Y_B} \right| \times 100$$

Figure 11. Cross Talk Modulation Test Description

Where:

Y_A = Initial luminance of measured area (cd/m²)

Y_B = Subsequent luminance of measured area (cd/m²)

The location measured will be exactly the same in both patterns. The test background gray is L127.

Cross Talk of one area of the LCD surface by another shall be measured by comparing the luminance (Y_A) of a 10 ± 1 mm diameter area, with all display pixels set to a gray level 127, to the luminance (Y_B) of that same area when any adjacent area is driven dark.(Refer to Figure 11)

The test system: PR730

5.0 INTERFACE CONNECTION

5.1 Electrical Interface Connection

The electronics interface connector is IPEX 20455-040E-66

The connector interface pin assignments are listed in Table 6.

<Table 6. Pin Assignments for the Interface Connector>

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	NC	Reverse for supplier only	21	LCD_VCC	LCD logic and driver power
2	H_GND	High Speed Ground	22	NC	Reverse for supplier only
3	Lane3_N	Comp Signal Link Lane 3	23	LCD_GND	LCD logic and driver ground
4	Lane3_P	True Signal Link Lane 3	24	LCD_GND	LCD logic and driver ground
5	H_GND	High Speed Ground	25	LCD_GND	LCD logic and driver ground
6	Lane2_N	Comp Signal Link Lane 2	26	LCD_GND	LCD logic and driver ground
7	Lane2_P	True Signal Link Lane 2	27	HPD	HPD signal pin
8	H_GND	High Speed Ground	28	BL_GND	Backlight_ground
9	Lane1_N	Comp Signal Link Lane 1	29	BL_GND	Backlight_ground
10	Lane1_P	True Signal Link Lane 1	30	BL_GND	Backlight_ground
11	H_GND	High Speed Ground	31	BL_GND	Backlight_ground
12	Lane0_N	Comp Signal Link Lane 0	32	BL_Enable	Backlight On / Off
13	Lane0_P	True Signal Link Lane 0	33	BL_PWM_DIM	System PWM signal Input
14	H_GND	High Speed Ground	34	NC	Reverse for supplier only
15	AUX_CH_P	True Signal Auxiliary Ch.	35	NC	Reverse for supplier only
16	AUX_CH_N	Comp Signal Auxiliary Ch.	36	BL_PWR	Backlight power
17	H_GND	High Speed Ground	37	BL_PWR	Backlight power
18	LCD_VCC	LCD logic and driver power	38	BL_PWR	Backlight power
19	LCD_VCC	LCD logic and driver power	39	BL_PWR	Backlight power
20	LCD_VCC	LCD logic and driver power	40	NC	Reverse for supplier only

5.2 eDP Interface




Figure 12. eDP Interface Architecture

Note:

Transmitter : Parade DP501 or equivalent.

Transmitter is not contained in module.

5.3 Data Input Format




Figure 13. Display Position of Input Data (V-H)

5.4 Back-light & LCM Interface Connection

BLU Interface Connector: STM MSK24022P10 .

<Table 7. Pin Assignments for the BLU Connector>

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	LED	LED cathode connection	6	NC	No Connection
2	LED	LED cathode connection	7	GND	GND
3	LED	LED cathode connection	8	NC	No Connection
4	LED	LED cathode connection	9	Vout	LED anode connection
5	LED	LED cathode connection	10	Vout	LED anode connection

6.0 SIGNAL TIMING SPECIFICATION

6.1 The NE156QHM-NY6 V8.0 Is Operated By The DE Only

< Table 8. Signal Timing Specification >

Item		Symbols	Min	Typ	Max	Unit
Clock	Frequency	1/Tc	501	506	511	MHz
Frame Period		Tv	1555	1560	1565	lines
			-	120	-	Hz
			-	8.33	-	ms
Vertical Display Period		Tvd	-	1440	-	lines
One line Scanning Period		Th	2760	2765	2770	clocks
Horizontal Display Period		Thd	-	2560	-	clocks

Note : The above is as optimized setting.

6.2 eDP Rx Interface Timing Parameter

The specification of the eDP Rx interface timing parameter is shown in Table 9.

<Table 9. eDP Main-Link RX TP4 Package Pin Parameters>

Item	Symbol	Min	Typ	Max	Unit	Remark
Spread spectrum clock (Link clock down-spreading)	ssc	-	-	0.5	%	
Differential peak-to-peak input voltage at package pins	VRX-DIFFp-p	120	-	1200	mV	
Rx input DC common mode voltage	VRX_DC_CM	0	-	2	V	
Differential termination resistance	RRX-DIFF	80	-	100	Ω	
Single-ended termination resistance	RRX-SE	40	-	60	Ω	
Rx short circuit current limit	IRX_SHORT	-	-	20	mA	
Intra-pair skew at Rx package pins (HBR) RX intra-pair skew tolerance at HBR	LRX_SKEW_INTRA_PAIR	-	-	60	ps	
AC Coupling Capacitor	C _{SOURCE_ML}	75		200	nF	Source side




Figure 14. Main link differential pair




Figure 15. VRX-DIFFp-p & LRX_SKEW_INTRA_PAIR

<Table 10. HPD Characteristics>

Item	Symbol	Min	Typ	Max	Unit	Remark
HPD voltage	V _{HPD}	2.25	-	3.6	V	
Hot Plug Detection Threshold	-	2.0	-	-	V	Source side Detecting
Hot Unplug Detection Threshold	-	-	-	0.8V	V	
HPD_IRQ Pulse Width	HPD_IRQ	0.5	-	1	ms	
HPD_TimeOut	-	2.0	-	-	ms	




Figure 16. HPD Events

<Table 11. AUX Characteristics>

Item	Symbol	Min	Typ	Max	Unit	Remark
AUX unit interval	UIAUX	0.4	0.5	0.6	Us	
AUX peak-to-peak input differential voltage	VAUX-RX-DIFFp-p	0.29	-	1.38	V	
AUX CH termination DC resistance	RAUX-TERM	80	100	120	Ohm	
AUX DC common mode voltage	VAUX-DC-CM	0	-	2	V	
AUX turn around common mode voltage	VAUX-TURN-CM	-	-	0.3	V	
AUX short circuit current limit	IAUX-SHORT	-	-	90	mA	
AUX AC Coupling Capacitor	CSOURCE-AUX	75	-	200	nf	Source side




Figure 17. AUX differential pair

7.0 INPUT SIGNALS, BASIC DISPLAY COLORS & GRAY SCALE OF COLORS

<Table 12. Input Signal & Basic Display Colors & Gray Scale of Colors >

	Colors & Gray scale	Data signal																	
		R0	R1	R2	R3	R4	R5	G0	G1	G2	G3	G4	G5	B0	B1	B2	B3	B4	B5
Basic colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Light Blue	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Purple	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray scale of Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	△	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Darker	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	△																		
	▽																		
	Brighter	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray scale of Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	△	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	Darker	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	△																		
	▽																		
	Brighter	0	0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0	0
Gray scale of Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	△	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
	Darker	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
	△																		
	▽																		
	Brighter	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1
Gray scale of White & Black	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	△	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0
	Darker	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0
	△																		
	▽																		
	Brighter	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	1	1
White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

8.0 POWER SEQUENCE

To prevent a latch-up or DC operation of the LCD module, the power on/off sequence shall be as shown in below.




Figure 18. Power Sequence

- $0.5\text{ms} \leq T1 \leq 10 \text{ ms}$
- $0\text{ms} < T2 \leq 200 \text{ ms}$
- $0\text{ms} < T3 \leq 200 \text{ ms}$
- $T4+T5+T6+T8 > 80\text{ms}$
- $0\text{ms} < T7 \leq 50\text{ms}$
- $50\text{ms} < T8$
- $0\text{ms} < T9$
- $100\text{ms} < T10 < 500 \text{ ms}$
- $0.5\text{ms} \leq T11 \leq 10 \text{ ms}$
- $500\text{ms} \leq T12$
- $0\text{ms} < T13$
- $0\text{ms} < T14$
- $0\text{ms} < T15$
- $0\text{ms} < T16$
- $0.5\text{ms} \leq T17$
- $0.5\text{ms} \leq T18$

Notes:

- When the power supply VDD is 0V, keep the level of input signals on the low or keep high impedance.
- Do not keep the interface signal high impedance when power is on. Back Light must be turn on after power for logic and interface signal are valid.

9.0 Connector Description

Physical interface is described as for the connector on LCM.

These connectors are capable of accommodating the following signals and will be following components.

9.1 TFT LCD Module

< Table 13. Signal Connector >

Connector Name /Description	For Signal Connector
Manufacturer	IPEX
Type/ Part Number	20455-040E-66
Mating Housing/ Part Number	I-PEX 20454-040T

10.0 MECHANICAL CHARACTERISTICS

10.1 Dimensional Requirements

Figure 23 shows mechanical outlines for the model NE156QHM-NY6 V8.0.
Other parameters are shown in Table 14.

<Table 14. Dimensional Parameters>

Parameter	Specification	Unit
Active Area	344.2176(H) × 193.6224(V)	mm
Number of pixels	2560(H) × 1440 (V)(1 pixel = R + G + B dots)	pixels
Pixel pitch	134.46(H) × 134.46(V)	um
Pixel arrangement	RGB Vertical stripe	
Display colors	16.7M(8bit)	
Display mode	Normally Black	
Dimensional outline	350.66±0.3 (H)*205.25±0.3(V)(W/O PCB)*2.6 (Max) 350.66±0.3 (H)*205.25±0.3(V)(W/PCB)*4.6(Max)	mm
Weight	310(max)	g

10.2 Mounting

See Figure 23.

10.3 Anti-Glare and Polarizer Hardness.

The surface of the LCD has an Anti-Glare coating to minimize reflection and a 3H hardness coating to reduce scratching.

10.4 Light Leakage

There shall not be visible light from the back-lighting system around the edges of the screen as seen from a distance 50cm from the screen with an overhead light level of 350lux.

11.0 RELIABILITY TEST

The reliability test items and its conditions are shown in below.

<Table 15. Reliability Test>

No	Test Items	Conditions	Remark
1	High temperature storage test	Ta = 60°C , 60%RH, 240 hrs	
2	Low temperature storage test	Ta = -20°C , 240 hrs	
3	High temperature & high humidity operation test	Ta = 50°C , 80%RH, 240 hrs	
4	High temperature operation test	Ta = 50°C , 60%RH, 240 hrs	
5	Low temperature operation test	Ta = 0°C , 240 hrs	
6	Thermal shock	Ta = -20 °C ↔ 60 °C (0.5 hr), 60% ±3%RH, 100 cycle	
7	Vibration test (non-operating)	Ta = 25°C , 60%RH, 1.5G, 10~500Hz, Sine X,Y,Z / Sweep rate : 1 hour	Note 1
8	Shock test (non-operating)	Ta = 25°C , 60%RH, 220G, Half Sine Wave 2msec±X,±Y,±Z Once for each direction	Note 1
9	Electro-static discharge test (operating)	Air : 150 pF, 330Ω, ±15 KV Contact : 150 pF, 330Ω, ±8 KV Ta = 25°C , 60%RH,	Note 2

Notes :

1. The fixture must be hard enough , so that the module would not be twisted or bent.
2. Self- recovery and restart recovery is allowed. No hardware failures.

12.0 HANDLING & CAUTIONS

- (1) Cautions when taking out the module
 - Pick the pouch only, when taking out module from a shipping package.
- (2) Cautions for handling the module
 - As the electrostatic discharges may break the LCD module, handle the LCD module with care. Peel a protection sheet off from the LCD panel surface as slowly as possible.
 - As the LCD panel and back - light element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.
 - As the surface of the polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
 - Do not pull the interface connector in or out while the LCD module is operating.
 - Put the module display side down on a flat horizontal plane.
 - Handle connectors and cables with care.
- (3) Cautions for the operation
 - When the module is operating, do not lose CLK, ENAB signals. If any one of these signals is lost, the LCD panel would be damaged.
 - Obey the supply voltage sequence. If wrong sequence is applied, the module would be damaged.
- (4) Cautions for the atmosphere
 - Dew drop atmosphere should be avoided.
 - Do not store and/or operate the LCD module in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.
- (5) Cautions for the module characteristics
 - Do not apply fixed pattern data signal to the LCD module at product aging.
 - Applying fixed pattern for a long time may cause image sticking.
- (6) Other cautions
 - Do not disassemble and/or re-assemble LCD module.
 - Do not re-adjust variable resistor or switch etc.
 - When returning the module for repair or etc. Please pack the module not to be broken. We recommend to use the original shipping packages.

13.0 LABEL

(1) Product Label



Figure 19. Product Label

Label Size: 48mm × 12mm / 厚度: 0.08mm

- 1. FG-CODE : NE156QHM-NY6
- 2. MDL ID
- 3.客户要求PPID
- 4. MDL ID 条形码
- 5. PPID 二维码_含A CODE
- 6. Made In CHINA (产地)

HP PN :
A code :

Module ID Naming Rule:

<Table 16. Module ID Naming Rule>

Digit Code	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Code	B	9	A	F	1	7	8	8	D	3	1	0	0	0	0	6	8
Description	Product Name		Product Grade	BS	Year		Month	Model Extension Code (Last 4 Digits of FG CODE)				Serial No. 00001-ZZZZZZ					

(2) High voltage caution label




Figure 20. High Voltage Caution Label

(3) Box label




Figure 22. Box Label

Serial number marked part needs to print, show as follows:

1. FG-CODE(Before 12 bit)
2. Product quantity
3. Box ID
4. Date
5. The client section material number(The client)
6. FG-Code After four
7. The supplier code

Total Size:100×50mm

<Table 19. Box Label Naming Rule >

Digit Code	1	2	3	4	5	6	7	8	9	10	11	12	13
Code	B	9	A	F	1	7	8	N	0	0	3	2	7
Description	Product Name		Product Grade	B8	Year		Month	Revision	BOX Serial Number				

14.0 PACKING INFORMATION

14.1 Packing Order




Figure 23. Packing Order

14.2 Note

- Box dimension: 480mm*350mm*285mm
- Package quantity in one box: 21 pcs
- Total weight: 9.14 kg/Box (Typ.)

15.0 MECHANICAL OUTLINE DIMENSION




Figure 23. TFT-LCD Module Outline Dimension (Front View)

Notes:

1. The eDP connector is measured at PIN 1 and mating line.
2. Unspecified tolerance refer to ± 0.3 mm.
3. Top polarizer is the highest portion.
4. Critical dimension: ① ~ ⑩
5. Do not have light leakage on four corners of module.
6. Measurement method refer to Appendix A
7. System matching refer to Appendix B
8. “()”marks the reference dimensions.




Figure 24. Highest Point Position




Figure 25. TFT-LCD Module Outline Dimensions (Rear view)

Notes:

1. The eDP connector is measured at PIN 1 and mating line.
2. Unspecified tolerance refer to ± 0.3 mm.
3. Top polarizer is the highest portion.
4. Critical dimension: ① ~ ⑫
5. Do not have light leakage on four corners of module.
6. Measurement method refer to Appendix A
7. System matching refer to Appendix B
8. “()”marks the reference dimensions.

16.0 EDID Table

Check	Address	Function	Hex	Dec	crc	Input values.	Notes
FAE	QE	(HEX)					
-	-	00	00	0		0	EDID Header
-	-	01	FF	255		255	
-	-	02	FF	255		255	
-	-	03	FF	255		255	
-	-	04	FF	255		255	
-	-	05	FF	255		255	
-	-	06	FF	255		255	
-	-	07	00	0		0	
V		08	09	9		BOE	ID = BOE
V		09	E5	229			
	V	0A	9F	159		2719	ID = 2719
	V	0B	0A	10			
V		0C	00	0		0	32-bit serial No.
V		0D	00	0		0	
V		0E	00	0		0	
V		0F	00	0		0	
V		10	1E	30		30	Week of manufacture
V		11	1F	31		2021	Year of Manufacture
V		12	01	1		1	EDID Structure Ver.
V		13	04	4		4	EDID revision #
V	V	14	A5	165		-	Video input definition
	V	15	22	34		34	Max H image size
	V	16	13	19		19	Max V image size
	V	17	78	120		2.2	Display Gamma
V		18	03	3		-	Feature support
	V	19	01	1		-	Red/Green low bits
	V	1A	25	37		-	Blue/White low bits
	V	1B	A5	165	660	0.645	Red x high bits
	V	1C	53	83	332	0.324	Red y high bits
	V	1D	4B	75	300	0.293	Green x high bits
	V	1E	A0	160	641	0.626	Green y high bits
	V	1F	27	39	156	0.152	Blue x high bits
	V	20	0E	14	58	0.057	Blue y high bits
	V	21	50	80	321	0.313	White x high bits
	V	22	54	84	337	0.329	White y high bits

V		23	Established timing 1	00	0	-	Refer to right table
V		24	Established timing 2	00	0	-	
V		25	Established timing 3	00	0	-	
V		26	Standard timing #1	01	1		Not Used
V		27		01	1		
V		28	Standard timing #2	01	1		Not Used
V		29		01	1		
V		2A	Standard timing #3	01	1		Not Used
V		2B		01	1		
V		2C	Standard timing #4	01	1		Not Used
V		2D		01	1		
V		2E	Standard timing #5	01	1		Not Used
V		2F		01	1		
V		30	Standard timing #6	01	1		Not Used
V		31		01	1		
V		32	Standard timing #7	01	1		Not Used
V		33		01	1		
V		34	Standard timing #8	01	1		Not Used
V		35		01	1		
V		36	Detailed timing/monitor descriptor #1	A8	168	506.0	505.995MHz Main clock
V		37		C5	197		
V		38		00	0	2560	Hor Active = 2560
V		39		CD	205	205	Hor Blanking = 205
V		3A		A0	160	-	4 bits of Hor. Active + 4 bits of Hor. Blanking
V		3B		A0	160	1440	Ver Active = 1440
V		3C		55	85	85	Ver Blanking = 85
V		3D		50	80	-	4 bits of Ver. Active + 4 bits of Ver. Blanking
V		3E		30	48	48	Hor Sync Offset = 48
V		3F		20	32	32	H Sync Pulse Width = 32
V		40		36	54	3	V sync Offset = 3 line
V		41		00	0	6	V Sync Pulse width : 6 line
V		42		58	88	344	Horizontal Image Size = 344 mm (Low 8 bits)
V		43		C2	194	194	Vertical Image Size = 194 mm (Low 8 bits)
V		44		10	16	-	4 bits of Hor Image Size + 4 bits of Ver Image Size
V		45		00	0	0	Hor Border (pixels)
V		46	00	0	0	Vertical Border (Lines)	
V		47	1A	26	-	Refer to right table	

V		48	Detailed timing/monitor descriptor #2	D4	212		253.0	252.9975MHz Main clock
V		49		62	98			
V		4A		00	0		2560	Hor Active = 2560
V		4B		CD	205		205	Hor Blanking = 205
V		4C		A0	160		-	4 bits of Hor. Active + 4 bits of Hor. Blanking
V		4D		A0	160		1440	Ver Active = 1440
V		4E		55	85		85	Ver Blanking = 85
V		4F		50	80		-	4 bits of Ver. Active + 4 bits of Ver. Blanking
V		50		30	48		48	Hor Sync Offset = 48
V		51		20	32		32	H Sync Pulse Width = 32
V		52		36	54		3	V sync Offset = 3 line
V		53		00	0		6	V Sync Pulse width : 6 line
V		54		58	88		344	Horizontal Image Size = 344 mm (Low 8 bits)
V		55		C2	194		194	Vertical Image Size = 194 mm (Low 8 bits)
V		56		10	16		-	4 bits of Hor Image Size + 4 bits of Ver Image Size
V		57		00	0		0	Hor Border (pixels)
V		58		00	0		0	Vertical Border (Lines)
V		59		1A	26		-	Refer to right above table
V		5A		00	0		0	Flag
V		5B		00	0		0	Flag
V		5C	00	0		0	Flag	
V		5D	FD	253		253	Data Type Tag (Monitor Range limits, Binary coded)	
V		5E	00	0		0	Display Range Limits Offsets : Vertical Rate Offsets are zero. Horizontal Rate Offsets are zero.	
V		5F	3C	60		60	Min. Vertical Rate : (for interlace this refers to field rate) Binary coded rate in Hz., interger only (range is 1Hz to 255Hz)60Hz	
V		60	78	120		120	Max. Vertical Rate : (for interlace this refers to field rate) Binary coded rate in Hz., interger only (range is 1Hz to 255Hz) 120Hz	
V		61	B7	183		183	Min. Horizontal Rate : Binary coded rate in KHz., interger only (range is 1kHz to 255kHz)	
V		62	B7	183		183	Max. Horizontal Rate : Binary coded rate in kHz., interger only (range is 1kHz to 255kHz)	
V		63	33	51		506.0	Max. Supported Pixel Clock : Binary coded clock rate in MHz/10 e.g. 130MHz is '0Dh'	
V		64	01	1		-	Video Timing Support Flags : Range Limits Only --- no additional timing information is provided.	
V		65	0A	10		-		
V		66	20	32		-		
V		67	20	32		-		
V		68	20	32		-		
V		69	20	32		-		
V		6A	20	32		-		
V		6B	20	32		-		
Detailed timing/monitor descriptor #3								

V		6C	Detailed timing/monit or descriptor #4	00	0		Detailed Timing Description #4
V		6D		00	0		Flag
V		6E		00	0		Reserved
V		6F		03	3		For Brightness Table and Power consumption
V		70		00	0		Flag
V		71		0D	13	-	PWM % [7:0] @ Step 0
V		72		36	54	-	PWM % [7:0] @ Step 5
V		73		FF	255	-	PWM % [7:0] @ step 10
V		74		0A	10	-	Nits [7:0] @ Step 0
V		75		3C	60	-	Nits [7:0] @ Step 5
V		76		96	150	-	Nits [7:0] @ Step 10
V		77		24	36	-	Panel Electronics Power @32x32 Chess Pattern = 1450mW
V		78		14	20	-	Backlight Power @60 nits = 830.117647058824mW
V		79		31	49	-	Backlight Power @Step 10 = 3920mW
V		7A		96	150	-	Nits @ 100% PWM Duty = 300nit
V		7B		00	0		Nits [7:0] @ 100% PWM Duty = (0x0001 = 2 nits, 0x00FF = 510 nits, 0x09C4 = 5000 nits)
V		7C		00	0		Nits [15:8] @ Step 10 (0x0001 = 2 nits, 0x00FF = 510 nits, 0x09C4 = 5000 nits)
V		7D	00	0			
V	V	7E	Extension flag	01	1	1	
-	-	7F	Checksum	0D	13	13	-
		80	DID Extension Header	70	112	112	DisplayID EDID Extension Block tag
		81		20	32	32	DisplayID Version/Revision = 2.0
		82		79	121	121	Section Size (byte) = 121 bytes
		83		00	0	0	Display Product Primary Use Case
		84		00	0	0	Extension count
		85	DID Block #1 Header	25	37	37	DID2.0 Data block tag[25h] = Dynamic Video Timing Range Limits
		86		01	1	1	Block revision = Revision 1
		87		09	9	9	Number of Payload Bytes in block= 9 Bytes
		88	DID DATA Block #1	45	69	253.0	Minimum Pixel Clock (Low bit, Range = 0.001Mhz (000000h) ~ 16,777.216Mhz (FFFFFFh))
		89		DC	220		Minium Pixel Clock (Middle bit)
		8A		03	3		Minium Pixel Clock (High bit)
		8B		8A	138	506.0	Maximum Pixel Clock (Low bit, Range = 0.001Mhz (000000h) ~ 16,777.216Mhz (FFFFFFh))
		8C		B8	184		Maximum Pixel Clock (Middle bit)
		8D		07	7		Maximum Pixel Clock (High bit)
		8E		3C	60	60	Min. Vertical Rate : 60 Hz (Range : 0Hz (00h) ~ 255Hz (FFh))
		8F		78	120	120	Max. Vertical Rate : 120 Hz (Range : 0Hz (000h) ~ 255Hz (FFh))
		90		80	128	128	Seamless Dynamic Video Timing Support : Seamless Dynamic Video Timing change shall be supported with a fixed horizontal pixel rate and dynamic vertical blanking.

91	DID Block #2 Header	81	129	129	DID2.0 Data block tag[81h] = CTA DisplayID
92		00	0	0	Block revision = Revision 0
93		13	19	19	Number of Payload Bytes in block= 19 Bytes
94	DID DATA Block #2	72	114	114	CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h), Size(byte) = 18 bytes
95		1A	26	26	AMD IEEE OUI value (0x00001A)
96		00	0		(Hex. LSB first)
97		00	0		(Hex. LSB first)
98		03	3	3	AMD VSDB Version 3
99		01	1	1	Freesync Capability : Seamless Local Dimming Disable Control Not Supported , Seamless Native Color Space & Transfer Switching Curve Not Supported , Seamless Variable Frame Rate Switching Supported
9A		3C	60	60	Min Refresh Rate
9B		78	120	120	Max Refresh Rate
9C		00	0	0	Freesync MCCS VCP Code
9D		00	0	0	Support WCG and HDR features : Gamma 2.2 EOTF Not Supported , PQ EOTF Not Supported
9E		00	0	0	Max Luminance 1 (for HDR) = 300 Cd/m2
9F		00	0	0	Min Luminance 1 (for HDR) = 0.4 Cd/m2
A0		00	0	0	Max Luminance 2 (for HDR) = 300 Cd/m2
A1		00	0	0	Min Luminance 2 (for HDR) = 0.4 Cd/m2
A2		78	120	120	Bits 7:0 -Freesync Maximum Refresh Rate (MSB)
A3		00	0	0	Bits 9:8 - MSB FreeSync Maximum refresh rate [Hz]
A4		00	0	0	Reseved
A5		00	0	0	Reseved
A6		00	0	0	Reseved
A7		DID Block #3 Header	00	0	0
A8	00		0	0	Reseved
A9	DID DATA Detailed Timing Data Block #3	00	0	0	Reseved
AA		00	0	0	Reseved
AB		00	0	0	Reseved
AC		00	0	0	Reseved
AD		00	0	0	Reseved
AE		00	0	0	Reseved
AF		00	0	0	Reseved
B0		00	0	0	Reseved
B1		00	0	0	Reseved
B2		00	0	0	Reseved
B3		00	0	0	Reseved
B4		00	0	0	Reseved
B5		00	0	0	Reseved
B6		00	0	0	Reseved
B7		00	0	0	Reseved
B8		00	0	0	Reseved
B9		00	0	0	Reseved
BA		00	0	0	Reseved
BB		00	0	0	Reseved
BC		00	0	0	Reseved
BD	00	0	0	Reseved	

BE		00	0		0	Reseved
BF		00	0		0	Reseved
C0		00	0		0	Reseved
C1		00	0		0	Reseved
C2		00	0		0	Reseved
C3		00	0		0	Reseved
C4		00	0		0	Reseved
C5		00	0		0	Reseved
C6		00	0		0	Reseved
C7		00	0		0	Reseved
C8		00	0		0	Reseved
C9		00	0		0	Reseved
CA		00	0		0	Reseved
CB		00	0		0	Reseved
CC		00	0		0	Reseved
CD		00	0		0	Reseved
CE		00	0		0	Reseved
CF		00	0		0	Reseved
D0		00	0		0	Reseved
D1		00	0		0	Reseved
D2		00	0		0	Reseved
D3		00	0		0	Reseved
D4		00	0		0	Reseved
D5		00	0		0	Reseved
D6		00	0		0	Reseved
D7		00	0		0	Reseved
D8		00	0		0	Reseved
D9		00	0		0	Reseved
DA		00	0		0	Reseved
DB		00	0		0	Reseved
DC		00	0		0	Reseved
DD		00	0		0	Reseved
DE		00	0		0	Reseved
DF		00	0		0	Reseved
E0		00	0		0	Reseved
E1		00	0		0	Reseved
E2		00	0		0	Reseved
E3		00	0		0	Reseved
E4		00	0		0	Reseved
E5		00	0		0	Reseved
E6		00	0		0	Reseved
E7		00	0		0	Reseved
E8		00	0		0	Reseved
E9		00	0		0	Reseved
EA		00	0		0	Reseved
EB		00	0		0	Reseved
EC		00	0		0	Reseved
ED		00	0		0	Reseved
EE		00	0		0	Reseved
EF		00	0		0	Reseved
F0		00	0		0	Reseved
F1		00	0		0	Reseved
F2		00	0		0	Reseved
F3		00	0		0	Reseved
F4		00	0		0	Reseved
F5		00	0		0	Reseved
F6		00	0		0	Reseved
F7		00	0		0	Reseved
F8		00	0		0	Reseved
F9		00	0		0	Reseved
FA		00	0		0	Reseved
FB		00	0		0	Reseved
FC		00	0		0	Reseved
FD		00	0		0	Reseved

FE		47	71			DisplayID section checksum (81h~FDh)
FF		90	144			Extended block checksum (80h~FEh)

17.0 GENERAL PRECAUTIONS

17.1 HANDLING

(1) When the module is assembled, It should be attached to the system firmly using every mounting holes.

Be careful not to twist or bend the modules.

(2) Refrain from strong mechanical shock or any force to the module. Otherwise, it may cause improper operation or damage to the module.

(3) Wipe off water droplets or oil immediately. If you leave the droplets for a long time, Staining and discoloration may occur.

(4) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(5) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage to the polarizer due to chemical reaction.

(6) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth .In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.

(7) Protect the module from static , it may cause damage to the module.

(8) Use fingerstalls with soft gloves to keep display clean during the incoming inspection and assembly process.

(9) Do not disassemble the module.

(10) Do not pull or fold the LED FPC.

(11) Do not touch any component which is located on the back side.

(12) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(13) Pins of connector shall not be touched directly with bare hands.

17.2 STORAGE

(1) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C and relative humidity of less than 70%.

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during the store.

17.3 OPERATION

- (1) Do not connect, disconnect the module in the “ Power On” condition.
- (2) Power supply should always be turned on/off by following item 8.0 “ Power on/off sequence “.
- (3) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (4) The standard limited warranty is only applicable when the module is used for general notebook applications. If used for purposes other than as specified, BOE is not to be held reliable for the defective operations. It is strongly recommended to contact BOE to find out fitness for a particular purpose.

17.4 OTHERS

- (1) Avoid condensation of water. It may result in improper operation or disconnection of electrode.
- (2) Do not exceed the absolute maximum rating value. (the supply voltage variation, input voltage variation, Variation in part contents and environmental temperature, so on) Otherwise the module may be damaged.
- (3) If the module displays the same pattern continuously for a long period of time, it can be the situation when The “ image sticks” to the screen.
- (4) This module has its circuitry PCB’s on the rear or bottom side and should be handled carefully to avoid being stressed.

Appendix A

The Measurement Methods for the Dimensions of Module

Caliper:

- a. Length of Outline
- b. Width of Outline (Without/With PCB)
- c. Thickness of Outline (Without/ With PCB)

Coordinate Measuring Machine:

CF Polarizer Size

Active Area Size

Active Area to Outline (Without Tape Wrinkle or Bulged)

Active Area to CF Polarizer

The Distance of Bracket Holes

P-Cover to Outline (Without Tape Wrinkle or Bulged)

Length of P-Cover

Connector Pin 1 to Outline (Without Tape Wrinkle or Bulged)

Height Gauge: The Different Height of Root and Top on the Bracket
(Need to Calculate From Bracket Angle Spec.)



Feeler Gauge: The Warpage Spec. of Module

Notes:

Except the Critical Dimensions as Above, Other Dimensions are Measured by Coordinate Measuring Machine If Necessary.

Appendix B

LCM to A-Cover / sponges Z-gap




	Plastic Cover	Metal Cover
A	≥ 1.0mm	≥ 0.8mm
B	≥ 0mm	
C	> 0.5mm	

Purpose

The reflector area is very sensitive, BOE would suggest that design enough z-gap to decrease the risk of water ripple, white spots and other abnormal display

Appendix B

LCM to A-Cover / sponges z-gap




Purpose

If attach sponges or rubbers which correspond to white reflector area, it may cause white spot, pooling or other relative issues. BOE would suggest that attach wide range sponges / rubbers which can cover the LCM back-bezel opening

Appendix B

LCM to side wall / protrusions




	Normal border (screws)	Narrow border (fix by tapes)
X1 / X2	Min: 0.45mm	Min: 0.35mm
Y1 / Y2	Min: 0.45mm	Min: 0.35mm
Px1 / Px2	Min: 0.55mm	
Py		

Purpose

BOE would suggest that design enough gap around LCM to prevent shock test failure, or interference, cell crack, abnormal display...etc. in the reliability test

Appendix B

LCM to B-cover z-gap




Bezel Tape	Z-Gap
Without	0.15 ~ 0.25mm
With	0.15 ~ 0.20mm

Purpose

Too less z-gap between system B-cover and LCM top pol has high risk that may cause cell crack, pooling, light leakage and other issues

Appendix B

B-cover tape to top pol edge





If attach b-cover and LCM with tapes,
Please let tapes to be located out of top pol edges 0.4mm away on 4 sides

Purpose

To avoid the B-cover tape override top pol then cause pooling or light leakage issue

Appendix B

Antenna Cable & Webcam wire




If sponge within the reflector area is necessary, we suggest that the gap between reflector and sponge is more than 0.5mm

Purpose

1. BOE would suggest that do not set Antenna or WebCam cable / wire go behind LCM to avoid backpack test, hinge test ,twist test or pogo test with abnormal display
2. If the cable / wire is necessary to go behind LCM, please make a groove with rounds or chamfers to protect the cable / wire, or attach with higher sponges / rubbers adjacent to the cable / wire route
3. Suggest that attach the cable / wire with tapes to A-cover
4. Do not attach anything with LCM reflector area. If attach cable / wire with LCM reflector area, it may cause pooling, white spot, light leakage and other related issues

Appendix B

LCM paste area




Purpose


If use the stretch remove tapes to fix LCM with A-cover, please set the stretch remove tapes correspond to the LCM back-bezel and do not let the tapes override the back-bezel's level step of opening

Appendix B

LCM pressable area



NG





OK

Purpose

1. If LCM is fixed on A-cover by using the press jig during assembling.
2. To avoid panel broken the design of pressure head of press jig can not only pin on cell panel. The pressure head needs to pin on the LCM frame, which the LCM frame can share the pressure of the pressing head.

Appendix B

Wire setting




Purpose


Wires should be placed between protrusions/side wall and A-cover. If place the wires between LCM and Protrusions/side wall, it may interfere with LCM when assembling, or even cause LCM broken in reliability test.

Appendix B

A-cover strength



OK




Not Recommend

Purpose

1. BOE would recommend that structural Rib/Bracket height is higher than LCM, in order to avoiding pressures to LCM.
2. The L-shape Bracket is recommended.

Appendix B

System A-cover Inner Surface




Purpose

There should not exist any burr, segment gap or protrusions beside Logo, which may cause White Spot or Glass Broken by stress concentration.

Appendix B

Keyboard area & Mouse pad



OK



Not Recommend

Purpose

The transition surface between keyboard and mouse pad should be smooth and without vertical steps\ too large level steps

Appendix B

System cover reliability



OK




Not Recommend

Purpose

1. No interference between system and LCM in assembly process except compressible grounding gaskets
2. The permanent deformation which caused by Reliability test is not allowed to contact LCM

Appendix B

A/B-cover near LCD PCBA






No any magnet

Purpose

There should not been any magnet object close to LCM PCBA, it may cause physical or electricity noise issue

Appendix B

A-cover add sponges on Boss side wall






Purpose

BOE would suggest to attach Sponges to the side-wall of the Boss column of A-cover to reduce the risk of panel broken in assembling process.

Appendix B

LCM to A-Cover / sponges z-gap



OK


Not Recommend

Purpose


Bent type product: The System Connector should not overlap with LCM FPC in X-direction, it may cause FPC lead broken during system connector plug and un-plug process (Panel FPC Bonding location is related to Mask and can not be changed easily)

Appendix C

HPD Signal recognition



Normal Signal (Ignore HPD Glitch)




Abnormal Signal

Purpose

When HPD glitch voltage less than 2.0(V), system signal can't output AUX command data.

Appendix C

HPD Signal Definition IRQ (Interrupt Request)




Purpose

When HPD signal low than 0.5ms to 1ms, the source device should check sink status field from the DPCD and take link training again.

Appendix C


Main link eye diagram of TP3



Measured TP3 on LCM connector.

	UI	Voltage
1	0.246	0
2	0.5	0.075
3	0.755	0
4	0.5	-0.075

Eye for TP3 at HBR



Downstream Device Mask at TP3

	UI	Voltage
1	0.375	0
2	0.5	0.023
3	0.625	0
4	0.5	-0.023


Eye for TP3 at RBR

Purpose

1. Main Link EYE Diagram should meet TP3 point of VESA.
2. The measure method is through access fixture.

Appendix C

Impedance Profile through a DP Connector



Differential Impedance Profile Measurement Data Example

Segment	Differential Impedance Value	Maximum Tolerance
Fixture	100Ω/VESA	±10%
Connector	100Ω/VESA	±10%
Wire management	100Ω/VESA	±10%
Cable	100Ω/VESA	±5%


Impedance Profile Values for Cable Assembly

Purpose

Cable Impedance Profile 100ohm for Cable Assembly

Appendix C

Main Link Pixel Freq information value of MSA data




Purpose

1. It need to fix pixel freq information value of MSA data output to prevent the initial abnormal pixel freq information value from incoming after power on.
2. BOE can read DPCD to check this value. Ex: BIOS is 1.62G , but into windows is 2.7G.

Appendix C

System Input PWM Rising/Falling time



Example:

Freq	Cycle Time	PWM Rising Time	PWM Falling Time
200Hz	5ms	≤1us	≤1us
1KHz	1ms	≤200ns	≤200ns

Purpose

1. LED driver need to calculate the duty cycle of input PWM signal.
2. To avoid backlight flicker visible on LCD, system input PWM suggest :
PWM rising ≤ 200ppm*cycle time ; PWM falling ≤ 200ppm*cycle time.